AAU-ETD AAU-ETD
 

Addis Ababa University Libraries Electronic Thesis and Dissertations: AAU-ETD! >
Faculty of Technology >
Thesis - Electrical Engineering >

Please use this identifier to cite or link to this item: http://hdl.handle.net/123456789/4089

Title: (7,3) MAXIMUM - LENGTH BINARY CYCLE CODE APPLIED TO SINGLE CHANNEL DIGITAL COMMUNICATION SYSTEM FOR ERROR CORRECTION
Authors: YOHANNES, NEGASH
Advisors: Dr.-Ing. Ketema Alemu (Associate Professor)
Keywords: (7,3) MAXIMUM - LENGTH BINARY CYCLE CODE
DIGITAL COMMUNICATION SYSTEM
ERROR CORRECTION
Copyright: Jun-1996
Date Added: 28-Nov-2012
Publisher: AAU
Abstract: This paper presents the design and hardware implementation of the (7,3) maximum-length binary cyclic code applied to a single channel communication system. In hardware implementation of the system a PC with a data acquisition board with time <- sharing for interfacing the analog signals. A 12-bit digital output of the PC is divided into blocks of 3-bits for processing by the channel encoder The implementation of the system is carried out using shift registers and logic gates. A sinusoidal input waveform is applied to the system input and a circuit designed with a combination of D-type flip-flops and logic gates is used to introduce the effects of a single-random-error and a double-adjacent-burst error to observe the performance of the system. The code resulted in good performance in correcting a single-random-error and a double-adjacent-burst-error.
URI: http://hdl.handle.net/123456789/4089
Appears in:Thesis - Electrical Engineering

Files in This Item:

File Description SizeFormat
YOHANNES NEGASH.pdf41.55 MBAdobe PDFView/Open

Items in the AAUL Digital Library are protected by copyright, with all rights reserved, unless otherwise indicated.

 

  Last updated: May 2010. Copyright © Addis Ababa University Libraries - Feedback